

# Design and Implementation of Turbo Coder For 5G Technology

John Justina, Jethin R Shankar, Rudramma Yandigeri, Dr. Hareesh Kumar

Department of Electronics and Communication Engineering R V Institute of Technology and Management  
Bengaluru, India

**Abstract-** An error could have passed at the reception end around a communication system formerly text is read from intermediate nodes. The Turbo Coder is used to get the firstly transmitted data. Turbo law is an error- correcting law which now, when compared to some of the other error correction canons, has such a high error correction rate. The Turbo law is used in numerous different fields. NASA uses them for its communication with space. It has an encoder including a decoder. Two Recursive Convolutional Encoders and an Inter leaver produce the encoder. Two Soft in Soft out decoder, one Inter leaver, one De-interleaver, and the Chart algorithm have been used to prize error-free data in the decoder. The Chart algorithm aims to reduce the number of duplications needful to crack the applicable information. The encoder and decoder were configured collectively through Modelsim and Xilinx. It's applicable indeed in ultramodern communication systems for error free transmission. Forward Error Control Coding( FECC) is used for from source to destination in the wireless channel. The main factors of turbo coder for turbo encoder and turbo decoder. Two recursive complication encoder( RSC) and an inter leaver are present in the encoder.

**Indicator Terms** : Turbocoder, SISO, MAP algorithm, RSC, Interleaver

## I. INTRODUCTION

Turbo coders were incorporated in 1990- 1991 and which are enhanced error- correcting canons. It was released beforehand in 1993. It's applicable indeed in ultra-modern communication systems for error free transmission. Forward Error Control Coding( FECC) is used for channel coding. The crimes convinced by noise and hindrance during the transmission of data are detected and corrected using this process. Turbo canons are the potent correcting canons of error that's convinced during the process of transmission of data from source to destination in the wireless channel. The essential factors of turbo coder for turbo encoder and turbo decoder. Two recursive complication encoder( RSC) and an interleaver are present in the encoder. mock arbitrary interleaver is used in this paper. RSC encoders are enforced in the turbo rendering using FSM fashion rather than convolutional encoders, since in generates lower weight equality canons. For the procedure of garbling, we use Moore FSM fashion in this paper. An error free data is attained by MAP algorithm in the decoding process in which the crimes are deliberately introduced. In this paper we present the principles of turbo encoding, turbo decoding and algorithm for SISO decoding and interleaver armature. In section II we've given the literature check. In section III we've explained the purpose of turbo encoder and its sub block. In the section IV, we've concluded. We've also added the references that are helpful for the successful completion of our bid.

## II. LITERATURE SURVEY

Akshaya, Sreehari, Anu Chalil in their work( 1) have dissembled Turbo garbling and decrypting using VerilogHDL. The decoder is developed grounded on Chart algorithm. The paper( 2) proposed Optimized Chart Turbo Decoder with Recursive QPP interleaver/ Deinterleaver which is dissembled, synthesized and enforced using Xilinx Vivado14.2 tool. Then, resemblant calculation of state criteria , branch criteria and intelligent memory scheduling for storehouse of intermediate criteria introduced at decoder position. quiescence has been reduced by performing intelligent memory partitioning in turbodecoder. By applying VLSI optimization ways of resemblant calculation, intelligent memory partitioning 50 of the calculation period is reduced similar that the quiescence dropped to cipher foreign information from LLRs. In this paper( 3), the authors have designed a high- performance turbo encoder with memory grounded QPP interleaver was banded. The proposed armature has been designed, vindicated on Vertex ' 7 FPGA evaluation board with 28nm CMOS technology and anatomized enhancement in terms of increased data rate 300 Mbps, a lower number of slice registers used, 258 out of 408,000( only 1) and reduced timepiece quiescence than conventional styles. The timepiece quiescence is reduced by parallelization in QPP interleaver. The proposed work finds operation in advanced wireless dispatches like 4G and 5G, Satellite Dispatches- Consultative Committee for Space Data Systems( CCSDS) Telemetry standard and Digital Video Broadcasting( DVB). In this paper( 4), a reduced- complexity decoding algorithm for NB- TC is proposed. It extends the bubble check algorithm used for NB- LDPC canons to the particular case of metric calculations of NB turbo decoders. Grounded on the Min- Log Chart decoder, this algorithm largely reduces the number of needed addition/ comparison operations. Different trade- off situations can be achieved between performance and complexity. When compared to their double counterparts, the NB- TCs still show better performance at an affordable fresh complexity. This paves the way to unborn tackle executions. The authors have presented the design and perpetration of the Convolutional encoder and Viterbi decoder. This design has been dissembled in MODELSIM10.0 e and synthesized using XILINX- ISE12.4 i for the constraint length of  $K = 7$  and law rate of  $\frac{1}{2}$  input sequence. The given input sequence has been decoded by using convolutional encoder and it's transmitted through the channel. Eventually, the transmitted sequence is decrypted by the Viterbi decoder and the estimated original sequence is produced( 5). In this paper( 6), the Turbo Encoder and Decoder were enforced in Verilog to emplace on to the FPGA.

Another cause for the limitation in BER performance is a poor interleaver design. Due to largely identified sequences, the BER decreases to a certain position from the decoding process. This is the effect of the turbo law BER wind. In this proposed work (7), the authors have used the graphical programming language LabVIEW, they've concluded that the BER performance of convolutional enciphered system using Viterbi decrypting algorithm provides much better results as compared to the uncoded system in different modulation ways similar as BPSK and QAM. This happens because of the transmission of equality bits that are reckoned from communication bits.

### III. METHODOLOGY

The Basic Block Diagram of Turbo Coder consists of Turbo Encoder and Turbo Decoder. A channel for transmitting data from encoder to decoder. Turbo encoder produces an encoded affair which is input to turbo decoder, that produces a decoded affair by barring the crimes and reducing the number of duplications by using Chart Algorithm and get back the original affair.




Figure 1: Basic Block Diagram of Turbo Coder

The Encoder produces a metaphor with arbitrary like parcels. Two identical Recursive convolutional encoder( RSC) and a psuedo arbitrary interleaver constitutes the turbo encoder. The Decoder makes use of soft- affair values and iterative decoding. It consists of two factors of SISO decoders together with two psuedo- arbitrary interleaver and a psuedo- arbitrary deinterleaver

#### TURBO ENCODER

Turbo encoder produces an encoded affair which is an input to turbo decoder. A turbo law is formed from the resemblant consecution of two canons separated by an interleaver. The two encoders typically used are identical. Encoders are recursive methodical convolutional canons( RSC). The interleaver reads the bits ina psuedo- arbitrary order. The abecedarian turbo law encoder is constructed using two recursive methodical convolutional( RSC) coders with resemblant consecution. LTE/ 5G employs a1/3 rate resemblant concatenated turbo law. Each RSC operates on two distinct data. Original data is handed to first encoder, while the alternate encoder receives the interleaved interpretation of input data. A specified algorithm is used to distort the data bits and the system is called interleaving.

#### Recursive Convolutional Encoders (RSC)

Each RSC operates on two distinct data. Original data is handed to the first encoder, while the alternate encoder receives the interleaved interpretation of the input data. A specified algorithm is used to distort the data bits and the system is called Interleaving. An perceptible impact on the efficacy of a decoder is seen with the interleaving algorithm whenused.The RSC1 and RSC2 encoder labors along with methodical input constitute the affair of turbo encoder, that is, a 24- bit affair is generated. This will be transmitted through the channel to the Turbo decoder.

#### Interleaver

Then, pseudo-random interleaver is used, due to which the interleaved interpretation of the law tends to be lengthy and climbed, that gives good performance of arbitrary canons. Interleavers scrambles the data in a mock arbitrary order in order to reduce the resemblance between conterminous bits at the input of the encoder. The interleaver is used on both the encoder part and the decoder portion. It generates a long block of data on the encoder side, while it compares two SISO decoders affair in the decoder element and helps to fix the error. To gain effectiveness close to Shannon limit, the information block length( interleaver size) is chosen to be veritably large, generally at least several thousand bits. RSC canons, generated by methodical feedback encoders, achieve much more accurate results than non- recursive methodical convolutional canons, that is, feed forward encoders.




Figure 2: Block Diagram of Turbo Encoder

Because the interleaver only modifies the ordering of the bits, the sequence that enters the alternate RSC encoder has the same weight as the sequence  $x$  that enters the first encoder. An interleaver is constantly enforced between encoders to ameliorate burst error correcting capability or to boost law unpredictability. Turbo coders use the resemblant concatenated garbling scheme. still, the turbo law decoder is grounded on the periodical concatenated decoding scheme. The periodical concatenated decoders are used because they perform better than the resemblant concatenated decoding scheme due to the fact that the periodical consecution scheme has the capability to partake information between the concatenated decoders whereas the decoders for the resemblant consecution scheme are primarily decrypting singly. The arbitrary interleaver employs a fixed arbitrary permutation and maps the input sequence according to the permutation order. The duration of the input sequence is presumed to be  $L$ . The finest interleaver reorder the bits in a pseudo-random manner. Conventional block( row- column) interleavers don't serve well in turbo canons, except at comparatively short block lengths.




Figure 3: Block Diagram of Turbo Decoder

## TURBO DECODER

A Turbo decoder comprises of two single soft- in soft- eschewal( SISO) decoders that operate iteratively. The affair of the first( upper decoder) flows into the alternate to produce a Turbo decoding iteration. Turbo canons are decrypted using a system dubbed the Maximum Likelihood Detection or MLD. Filtered signal is transmitted to the decoders, and the decoders operate on the signal breadth to affair a soft “ decision ” The a priori chances of the input symbols is used, and a soft affair indicating the trustability of the decision is calculated which is also dinned between the two decoders. The form of MLD decrypting used by turbo canons is nominated the Maximum a-posteriori Probability or MAP. However, ML decoder is frequently too complex to be enforced for turbo decoding because of the veritably complex kiosk structure convinced by the interleaver between the two constituent coders( CCs). In iterative decoding algorithm the two constituent decoders are used to perform SISO decrypting over the enciphered sequences generated by the two CCs independently, where the trustability information is changed between them during the decoding duplications.

## INTERLEAVER

The interleaver is a veritably essential element of the turbo encoder. It spreads the burst error pattern and also increases the free distance. therefore, it enables the decoders to make uncorrelated estimates of the soft affair values. The confluence of the iterative decoding algorithm improves as correlation of the estimates decreases. Turbo encoder consists of interleaver unit which can be used to increase the BER performance by varying the interleaving size. In turbo law, interleaver unit is a arbitrary block that's used to rearrange the input data bits with no reiteration. Interleaver device is used in both encoder and decoder portion. At the encoder side it generates along block of data, whereas in decoder part it correlates the two SISO( soft in soft eschewal) decoder and helps to amend the error. At the decoder side after passing the decoded data from first decoder some of the crimes may get corrected, also we again interleaver, this first decrypted data and pass through the alternate decoder. There are some feathers of interleavers “ row column ” interleaver in which data is written row wise and read column wise. While incredibly easy, it also delivers minimum unpredictability. In spiral interleaver data is written row-wise and read transversely. In an odd-even interleaver first, the bits are left uninterleaved and decoded, but only the odd- positioned enciphered bits are kept.

## SISO (Soft in Soft out decoder)

A soft- in soft- eschewal( SISO) decoder is a kind of soft- decision decoder used with error correcting canons." Soft- in" refers to the notion that the incoming data may take on values other than 0 or 1, in order to establish responsibility. “ Soft- eschewal" refers to the fact that each bit in the decrypted affair also takes on a value signifying responsibility. generally, the soft affair is employed as the soft input to an external decoder in a system employing concatenated canons, or to acclimate the input to a after decoding replication similar as in the decoding of turbo canons. The minimal a- posteriori( Chart) system is employed in the turbo- decoder under consideration for the SISO element decoder.

## DEINTERLEAVER

The deinterleaver is used to convert from an interleaved format. It's a fashion of separation of merged data. Pseudo-random deinterleaver operates in a completing manner of pseudo-random interleaver.

## IV. CONCLUSION

The suggested study concludes that, by developing and enforcing the Turbocoder for 5G technology, the originally transferred data may reach the receiver with least number of miscalculations or error-free. Turbo canons are the important correcting canons of faults that are convinced during the process of transmission of data from source to destination in the wireless channel. The advantage of turbo canons over being rendering schemes is that it attains a veritably low BER at low signal- to- noise it would be largely profitable for the whole process of communication.

## V. REFERENCES

- [1] Akshaya V; Sreehari K N; Anu Chalil N “VLSI Implementation of Turbo Coder for LTE using Verilog HDL”, Fourth International Conference on Computing Methodologies and Communication (2020)
- [2] Sujatha E; Subhas C; Giri Prasad M. N. "Performance improvement of Turbo Decoder using VLSI Optimization Techniques", International Conference on Vision Towards Emerging Trends in Communication and Networking (2019)
- [3] E. Sujatha; Dr. C. Subhas; Dr. M. N. Giri Prasad" High performance turbo encoder using mealy FSM state encoding technique", International Journal of Engineering and Technology (2018)
- [4] Rami Klaimi, Charbel Abdel Nour and Catherine Douillard, Joumana Farah “Low complexity decoders for non-binary turbo codes”, 10th International Symposium on Turbo Codes & Iterative Information Processing (2018)
- [5] V.Kavinilavu, S. Salivahanan, V. S. Kanchana Bhaaskaran, Samiappa Sakthikumar, B. Brindha and C. Vinoth “Implementation of Convolutional Encoder and Viterbi Decoder Using Verilog HDL”, (2011)
- [6] A. Hinduja, Sudheer Kumar Terlapu “Verilog implementation of the turbo encoder and decoder using log map based Iterative decoding ”, Journal of Technologies Advances & Scientific Research (2015)
- [7] S.Madumitha, G.Suchitra “Performance Analysis Of A Convolutional Encoder Using Digital Modulation Technique”, ICTACT Journal On Communication Technology(2020)